Altera Streamlines the Evaluation of High-Speed Serial Transceivers In FPGAs and SoCs with Its Latest Verification Tool JNEye Link Analysis Tool Allows System Designers to Quickly Perform Simulation and View Channel Characteristics of Transceiver Links
SAN JOSE, Calif., Jan. 27, 2014 /PRNewswire/ -- Altera Corporation (Nasdaq: ALTR) today complemented its suite of verification and board-level design tools with the release of its JNEye link analysis tool. JNEye enables designers to quickly and easily evaluate high-speed serial link performance in Altera FPGAs and SoCs. The tool combines the speed of a statistical link simulator with the accuracy of a time-domain waveform-based simulator to form a new hybrid behavioral simulation paradigm. The JNEye tool is optimized to support Altera's Generation 10 portfolio and provides users a platform for evaluating the transceiver link performance of Altera's next-generation of FPGAs and SoCs.
"We offer a comprehensive portfolio of system-level design tools that allow our customers to quickly simulate and verify how our FPGAs and SoCs will operate in their system," said Dr. Mike Peng Li, Altera Fellow. "The JNEye link analysis tool is the latest example of these solutions. Using JNEye, designers are able to quickly understand the performance of our transceivers, at a board level, and very accurately see how our devices will interoperate with other devices in the system."
The JNEye tool delivers a hybrid modeling approach that integrates device characterization models to accurately account for process, voltage and temperature (PVT) variations. The tool simplifies the evaluation of serial-link transceivers by providing real-world simulation accuracy that is otherwise not possible using industry-standard models. JNEye supports link simulations with IBIS-AMI device models where a serial link between an Altera FPGA and other transmitters or receivers can be evaluated. With the JNEye link analysis tool, designers can quickly optimize transmit and receive equalization coefficients for target bit error ratios. The tool can also be used as a post-design support tool to assist in debug and validation.
The JNEye tool is part of Altera's verification and board-level design tool suite within the Quartus II software environment. These tools allow designers to analyze, interpret data and monitor the performance of a system under real-world conditions. The JNEye tool currently supports 28 nm Stratix V and Arria V FPGAs, as well as 20 nm Arria 10 FPGAs and SoCs. Using the tool allows designers targeting Arria 10 devices to quickly verify their board system design.
Pricing and Availability
The JNEye link analysis tool is available today for download. A subscription edition license of the Quartus II software version 13.1 is required. The annual software subscription for Altera's Quartus II software is $2,995 for a node-locked PC license and is available for purchase at Altera's eStore. A white paper is available that describes high-speed link modeling and simulation using the JNEye tool. For more information visit www.altera.com or contact your local Altera sales representative.
Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide. Follow Altera via Facebook, Twitter, LinkedIn, Google+ and RSS, and subscribe to product update emails and newsletters.
ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/legal.
SOURCE Altera Corporation