Prior to adopting Cadence Interconnect Workbench, Renesas used a traditional methodology to develop performance verification environments and analyze the results. With their previous approach, they analyzed performance at IP, sub-system, chip design cycle independently. Interconnect Workbench, used in conjunction with the Cadence Incisive® Enterprise Simulator and vManager™ planning and metrics, enabled early detection of performance issues and early validation of system performance requirements on an integrated environment. Renesas also used Interconnect Workbench together with the Cadence Palladium® Z1 Enterprise Emulation Platform to accelerate the application-level performance analysis and verification with emulating software loads on their design.
Cadence Design Systems (NASDAQ: CDNS) plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com/.
© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Incisive, Palladium and the Cadence logo are registered trademarks and vManager is a trademark of Cadence Design Systems, Inc. in the United States and other countries.
For more information, please contact:
Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO
To view the original version on PR Newswire, visit:http://www.prnewswire.com/news-releases/renesas-adopts-cadence-interconnect-workbench-to-accelerate-performance-analysis-and-verification-of-on-chip-interconnect-300296326.html
SOURCE Cadence Design Systems, Inc.